

Class	Section
Issue Classification	

PATENT NUMBER

U.S. UTILITY Patent Application

App. No. <u>1K3</u>	O.I.P.E. <u>3</u>	PATENT DATE
SCANNED <u>1K3</u>	G.A. <u>C</u>	

APPLICATION NO. 09/751163	CONT/PRIOR D	CLASS 257 <u>427</u>	SUBCLASS <u>400</u>	ART UNIT 2826 <u>2023</u>	EXAMINER <u>K. Nguyen</u>
------------------------------	-----------------	----------------------------	------------------------	---------------------------------	------------------------------

APPLICANTS  
Salvatore Storino  
Andrew Davies

TITLE  
Method for elimination of parasitic bipolar action in silicon on insulator (SOI) dynamic logic circuits

PTO-2040  
12/99

ISSUING CLASSIFICATION

ORIGINAL		CROSS REFERENCE(S)					
CLASS	SUBCLASS	CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)				
INTERNATIONAL CLASSIFICATION							

☐ Continued on Issue Slip inside File Jacket

<input checked="" type="checkbox"/> <b>TERMINAL DISCLAIMER</b>	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.				NOTICE OF ALLOWANCE MAILED	
<input checked="" type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S. Patent No. <u>6,271,686</u>				ISSUE FEE	
				Amount Due	Date Paid
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.				ISSUE BATCH NUMBER	

WARNING:

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A  
(Rev. 8/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM  
(Attached in pocket on right inside flap)

(FACE)